

ORIGINAL CONTRIBUTION

## Design Level Shifted Multicarrier Techniques for Cascaded H-Bridge Sub-Multilevel Inverter

Javed Jamshed Korai<sup>1\*</sup>, Mukhtiar Ahmed Mahar<sup>2</sup>, Abdul Sattar Larik<sup>3</sup>, Fazal Ur Rehman Soomro<sup>4</sup>, Imran Ali<sup>5</sup>, Muhammad Samiullah Awan<sup>6</sup>

<sup>1,2,3,4</sup> Mehran University of Engineering and Technology, Jamshoro, Pakistan

<sup>5</sup> Institute of Metal Research, Chinese Academy of Science, Shenyang, China

<sup>6</sup> National University of Sciences and Technology, Islamabad, Pakistan

**Abstract**— The key aim of this paper is to implement and analyze level-shifted multicarrier techniques in Cascaded H Bridge (CHB) - Sub multi-level inverter to produce multiple level output voltage. The multi-level inverter is to synthesize a near sinusoidal voltage from several levels of dc voltages. The asymmetrical DC voltage sources are used for CHB Sub-Multilevel inverter, and the 15-level output voltage is obtained. The asymmetrical DC voltage Sources 12V, 24V, and 48V are used to get the 15 Level output voltage. The multicarrier Pulse Width Modulation (PWM) is used to get the desired voltage at the output. The Level Shifted Phase Disposition (LSPD) and Level Shifted Phase Opposition Disposition (LS-POD) multicarrier PWM techniques are used to reduce the Total Harmonic Distortion (THD) in the output voltage. The circuit is developed and analyzed in MATLAB software. The THD, measured by using the FFT tool of MATLAB software From the simulated results, the level-shifted phase opposition disposition multicarrier PWM has better performance than level-shifted phase disposition multicarrier PWM technique because it contains fewer harmonics so to improve the system reliability and quality. The performance analysis and mitigation of harmonics can enhance the power quality of the supply voltage delivered to the customers. However, power quality occurs several problems such as voltage sag, swell, under-voltage, overvoltage, transients, etc.

**Index Terms**— CHB Sub-MLI, Asymmetric, LSPD, LSPOD

**Received:** 29 July 2020; **Accepted:** 19 September 2020; **Published:** 18 December 2020



© 2020 JITDETS. All rights reserved.

### I. INTRODUCTION

Power electronics inverters have become a core element of the modern high-tech world. They have been applied for various uses, i.e., flexible AC transmission systems and electrical automobiles [1, 2, 3, 4]. Most of the multi-level inverter applications are finding in the UPS (Unprintable power supply), electric vehicle, and grid-connected system. The multi-level inverters have a higher number of output voltage levels than any other formal inverter and with accurate (to the best approximation) sinusoidal waveform. They are highly efficient due to high switching frequency, reduced harmonics in output, small size, reduced DV/dt, and high electromagnetic compatibility [5, 6, 7].

The conventional multi-level inverters have been classified into three types. They are Flying Capacitor, Neutral Point Clamped, and Cascaded H-Bridge multi-level inverters. The CHB multi-level is mostly used to require a huge amount of power for industrial applications [8, 9, 10, 11]. For switching control in CHB-Multilevel Inverters, different techniques are used like Level-Shifted, Phase-Shifted, Level-Shifted Phase Disposition, Level-Shifted Phase Opposition Disposition and Alternate Phase Opposi-

tion Disposition [12, 13, 14]. Different PWM techniques are used to get the desired output voltage level of sinusoidal output.

To improve power system reliability and quality, new techniques are introduced. As the number of voltages level increases, the harmonics decrease. Multi-level Inverters are used to enhance the output voltage waveform near the sinusoidal waveform by reducing the harmonic. Due to their non-sinusoidal output, these converters have generated harmonics in output voltage. To improve output voltage waveform, multi-level inverters are implemented through numerous control techniques to enhance the waveforms. These control methods such as Space Vector Modulation (SVM), Sinusoidal Pulse Width Modulation (SPWM), and Selective Harmonics Elimination Pulse Width Modulation (SHE PWM) employed to assess the output voltage of converters [15, 16, 17]. As equipment, undergone impressive developments in the industry and utility networks, the different stages of the converter have progressed. It also works with high performance and low maintenance costs [13, 18, 19]. The performance analysis and mitigation of harmonics can enhance the power quality of the supply voltage delivered to the customers. However, power quality occurs several problems such as voltage sag, swell, under-voltage, over-

\* Corresponding author: Javed Jamshaid Korai

† Email: [javedjamshed28@gmail.com](mailto:javedjamshed28@gmail.com)

voltage, transients, etc. [13, 20, 21]. The critical source of harmonics in power converters is the usage of solid-state devices, i.e., non-linear devices. In this regard, the primary concern is to determine the most effective method to reduce harmonics produced in multi-level inverters [22]. Thus, this research gap highlights the best applicable technique by using MATLAB software in CHB Sub-Multilevel inverter by implementing the Multi-carrier PWM techniques, Level-Shifted Phase Disposition and Level Shifted Opposition Disposition to get the 15 levels at the output by using asymmetrical DC sources.

II. METHODOLOGY

. Operation Principle of Cascaded H-Bridge Sub-Multilevel Inverter

Sub-MLI produces a more significant output voltage level with less number of DC sources and switching devices. It consists of a level generator and polarity changer. The levels generated with subcells of cascaded bridge and polarity is changed with H bridge inverter shown in Fig. 1. In this Fig. 7 switches (IGBT), three diodes and three asymmetrical voltage sources (12V, 24V and 48V) are used to get the 15 level output.




Fig. 1. Proposed topology of CHB sub-multilevel inverter

1) Positive cycle operation of CHB Sub-Multilevel Inverter: In the positive cycle of the CHB Sub-MLI the switches QS1, QS2, QS3, Q1 and Q2 are on while Q3 and Q4 are off and 0-level can be generated all the switches of CHB Sub-MLI, as described in Table I.

TABLE I  
POSITIVE CYCLE OPERATIONS

Level	QS1	QS2	QS3	Q1	Q4	Q3	Q2	Output
0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	1	VDC
2	0	1	0	1	0	0	1	2VDC
3	0	1	1	1	0	0	1	3VDC
4	1	0	0	1	0	0	1	4VDC
5	1	0	1	1	0	0	1	5VDC
6	1	1	0	1	0	0	1	6VDC
7	1	1	1	1	0	0	1	7VDC

2) Negative Cycle Operation CHB Sub-Multilevel Inverter: In the negative cycle of the CHB Sub-MLI, the switches QS1, QS2, QS3, Q4 and Q3 are on while Q1 and Q2 are off, as described in Table II.

TABLE II  
NEGATIVE CYCLE OPERATION

Level	QS1	QS2	QS3	Q1	Q4	Q3	Q2	Output
8	0	0	0	0	0	0	0	-VDC
9	0	0	1	1	0	0	1	-2VDC
10	0	1	0	1	0	0	1	-3VDC
11	0	1	1	1	0	0	1	-4VDC
12	1	0	0	1	0	0	1	-5VDC
13	1	0	1	1	0	0	1	-6VDC
14	1	1	0	1	0	0	1	-7VDC




Fig. 2. Negative and positive cycle operation and 15 Level output voltage waveform of CHB Sub-MLI

Fig. 2 shows the switching of proposed topology (Red colour indicates the switches are ON whereas the black colour shows the switches are OFF), above figure, described as in positive cycle at the level 1 VDC (output voltage), level 2 2VDC (Output Voltage), level 3 3VDC (output Voltage), level 4 4VDC (output Voltage), level 5 5VDC (output Voltage), level 6 6VDC (output Voltage, level 7 7VDC (output Voltage) and in negative cycle operation at level 8 - VDC (Output Voltage), level 9 - 2VDC (output Voltage), level 10 - 3VDC (output Voltage), level 11 - 4VDC (output Voltage), level 12 - 5VDC (output Voltage), level 13 - 6VDC (output Voltage) and at level 14 - 7VDC (output Voltage) are obtained to get 15 levels at the output.

**B. PWM Multicarrier Level Shifted Modulation Techniques**

PWM multicarrier techniques are implemented to get the desired voltage at the output side of the inverter. PWM techniques were classified in Level Shifted, Phase-Shifted, and Variable Frequency Implement in MLI [22]. Whereas in this work 14 carrier waveforms of PWM are used to get the 15 levels at the output of voltage, by implementing the Level Shifted Phase Disposition and Level Shifted Phase Opposition Disposition multicarrier PWM.

**1) Level shifted phase disposition multicarrier PWM:** In level-shifted phase disposition there 14 carrier waveforms that are in phase with the reference signal, having the same magnitude and frequency.




Fig. 3. The output of level-Shifted PD MCPWM

**2) Control signals of LSPD MCPWM:** Multicarrier waveforms of level obtain 14 Control signals, Level shifted multicarrier phase disposition PWM to get the 15 level output.




Fig. 4. Control Signals of LS PD MCPWM

**3) Level shifted Phase Opposition Disposition Technique:** There are 14 carrier waveforms of the Level-Shifted Phase Opposition Disposition. They are phase-shifted by 180 degrees between waveforms above and below zero, but the reference signal's value is the in-phase. This technique is used to get the desired voltage at the output.




Fig. 5. Output Waveforms of POD MC PWM

**4) Control signals of level Shifted Phase Opposition Disposition PWM technique:** There are 14 control signals obtained by multicarrier wave-

forms of level Shifted Phase Opposition Disposition PWM technique to get the 15 levels at the output.




Fig. 6. Control Signals of POD MC PWM

**III. RESULT AND DISCUSSIONS**

The MATLAB software was used to develop the Cascaded H-bridge Sub-Multilevel Inverter based on three asymmetrical voltage sources. The diodes and asymmetrical voltage sources (12V, 24V, and 48V) have been used in the CHB Sub-MLI, 7 switches (IGBT) are used to get 15 levels output. Moreover, QS1, QS2 and QS3 followed by asymmetrical voltage 12V,

24V and 48V, respectively, used to contact the level generator. Polarity changer such as Q1, Q2, Q3 and Q4 used in the H-Bridge of MLI to get output, A logical circuit contains the OR Gate that feeds the signals to the MLI entrance to turn on the switches (IGBT). Two level-shifted multicarrier PWM techniques in the circuit have been implemented to get the desired voltage at the output that is 15 level output voltage. The THD is measured using the FFT tool of MATLAB software, as shown in Fig. 7 and Fig. 8.




Fig. 7. A simulation model of CHB Sub-MLI

TABLE III  
PARAMETERS USED IN MULTI-LEVEL INVERTER

Parameters	Specifications
Input Voltage	12, 24 & 48 V
Output Voltage Level	15 Level
Switch	IGBT
No: of Switches	7
Resistive Load	200 ohm




Fig. 8. (a) Level generator of CHB SUB-MLI (b) Output voltage waveform (c) THD of MLI on LS MCPWM

Fig. 8 part (a) shows the level generator of CHB Sub-MLI that is generated by switches QS1, QS2, and QS3 and it is connected with subcell of the voltage source, part(b) shows the Output Voltage waveform of 15 level output that is obtained by implementing the PD Multicarrier Pulse Width Modulation and the part (c) shows the THD = 8.44 that is got by the implementing the PD MCPWM.




Fig. 9. (a) Level generator of CHB Sub-MLI (b) Output voltage waveform (c) THD of CHB Sub-MLI

Fig. 9 part (a) shows the level generator of CHB Sub-MLI that is generated by switches QS1, QS2 and QS3 are connected with subcell of the voltage source, part (b) shows the Output Voltage waveform of 15 level output that is obtained by implementing the PD Multicarrier Pulse Width Modulation and the part (c) shows the THD = 8.33 that is got by the implementing the POD MCPWM that are much smaller than the former.

#### IV. CONCLUSION

In this work, the simulation model of Cascaded H-Bridge Sub-Multilevel Inverter is successfully developed in MATLAB software. The Level-Shifted Phase Disposition and Level Shifted Phase Opposition Disposition Multicarrier PWM techniques are implemented with a Cascaded H-Bridge Sub-Multilevel Inverter. From the simulated results, it is concluded that Cascaded H-Bridge Sub-Multilevel Inverter with Level Shifted Phase Opposition Disposition Multicarrier PWM technique, has more accurate results as compared to LSPD technique.

### Declaration of Competing Interest

The authors state that they have no known competing financial interests or personal relationships that may seem to have influenced the work described in this study.

### References

- [1] K. Boora and J. Kumar, "A novel cascaded asymmetrical multilevel inverter with reduced number of switches," *IEEE Transactions on Industry Applications*, vol. 55, no. 6, pp. 7389-7399, 2019.
- [2] S. K. Sahoo and T. Bhattacharya, "Phase-shifted carrier-based synchronized sinusoidal PWM techniques for a cascaded H-bridge multilevel inverter," *IEEE Transactions on Power Electronics*, vol. 33, no. 1, pp. 513-524, 2017.
- [3] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "An envelope type (E-type) module: asymmetric multilevel inverters with reduced components," *IEEE Transactions on Industrial Electronics*, vol. 63, no. 11, pp. 7148-7156, 2016. doi: <https://doi.org/10.1109/TIE.2016.2520913>
- [4] N. Bodo, E. Levi, and M. Jones, "Investigation of carrier-based PWM techniques for a five-phase open-end winding drive topology," *IEEE Transactions on Industrial Electronics*, vol. 60, no. 5, pp. 2054-2065, 2012. doi: <https://doi.org/10.1109/TIE.2012.2196013>
- [5] M. D. Siddique, S. Mekhilef, N. M. Shah, and M. A. Memon, "Optimal design of a new cascaded multilevel inverter topology with reduced switch count," *IEEE Access*, vol. 7, pp. 24 498-24 510, 2019. doi: <https://doi.org/10.1109/ACCESS.2019.2890872>
- [6] K. D. Teryima, A. O. David, and S. T. Awuhe, "THD analysis of an overlapping carrier based SPWM for a 5-level cascaded h-bridge multilevel inverter," *International Journal of Advanced Science and Technology*, vol. 87, pp. 47-56, 2016. doi: <http://dx.doi.org/10.14257/ijast.2016.87.06>
- [7] A. Mokhberdoran and A. Ajami, "Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology," *IEEE Transactions on Power Electronics*, vol. 29, no. 12, pp. 6712-6724, 2014. doi: <https://doi.org/10.1109/TPEL.2014.2302873>
- [8] S. Majumdar, B. Mahato, and K. C. Jana, "Implementation of an optimum reduced components multicell multilevel inverter (MC-MLI) for lower standing voltage," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 4, pp. 2765-2775, 2019. doi: <https://doi.org/10.1109/TIE.2019.2913812>
- [9] E. Najafi and A. H. M. Yatim, "Design and implementation of a new multilevel inverter topology," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 11, pp. 4148-4154, 2011. doi: <https://doi.org/10.1109/TIE.2011.2176691>
- [10] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, "A survey on cascaded multilevel inverters," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2197-2206, 2009. doi: <https://doi.org/10.1109/TIE.2009.2030767>
- [11] M. A. Mahar, M. A. Uqaili, and A. S. Larik, "Harmonic analysis of ac-dc topologies and their impacts on power systems," *Mehran University Research Journal of Engineering & Technology*, vol. 30, no. 1, pp. 173-178, 2011.
- [12] A. Mahendran, K. Muthulakshmi, and R. Nagarajan, "Triangular multicarrier SPWM technique for nine level cascaded inverter," *International Journal of Scientific & Engineering Research*, vol. 4, no. 5, pp. 269-275, 2013.
- [13] M. Aly, E. M. Ahmed, and M. Shoyama, "A new single-phase five-level inverter topology for single and multiple switches fault tolerance," *IEEE Transactions on Power Electronics*, vol. 33, no. 11, pp. 9198-9208, 2018. doi: <https://doi.org/10.1109/TPEL.2018.2792146>
- [14] K. P. Panda and G. Panda, "Application of swarm optimisation-based modified algorithm for selective harmonic elimination in reduced switch count multilevel inverter," *IET Power Electronics*, vol. 11, no. 8, pp. 1472-1482, 2018. doi: <https://doi.org/10.1049/iet-pel.2017.0697>
- [15] D. P. Garapati, V. Jegathesan, and M. Veerasamy, "Minimization of power loss in newfangled cascaded H-bridge multilevel inverter using in-phase disposition PWM and wavelet transform based fault diagnosis," *Ain Shams Engineering Journal*, vol. 9, no. 4, pp. 1381-1396, 2018.
- [16] M. Ammar, "Harmonic analysis of symmetrical and asymmetrical cascaded H-bridge multilevel inverter," *Journal of Applied and Emerging Sciences*, vol. 9, no. 2, pp. 170-170, 2019. doi: <http://dx.doi.org/10.36785/jaes.v9i2.335>
- [17] A. Hussain, M. A. Mahar, A. S. Larik, R. Musharaf, and P. Peerzada, "Implementation of phase disposition multicarrier pulse width modulation technique for symmetrical developed H-bridge multilevel inverter," *International Journal of Engineering and Designing Innovation*, vol. 1, no. 6, pp. 1-7, 2019.
- [18] T. Qanbari and B. Tousi, "Single-source three-phase multilevel inverter assembled by three-phase two-level inverter and two single-phase cascaded H-bridge inverters," *IEEE Transactions on Power Electronics*, 2020.
- [19] R. Kumawat and D. Palwalia, "A comprehensive analysis of reduced switch count multilevel inverter," *Australian Journal of Electrical and Electronics Engineering*, vol. 17, no. 1, pp. 13-27, 2020. doi: <https://doi.org/10.1080/1448837X.2019.1693884>
- [20] A. Ramesh Babu, T. Raghavendiran, V. Sivachidambaranathan, and J. Barnabas Paul Gladly, "Novel cascaded H-bridge sub-multilevel inverter with reduced switches towards low total harmonic distortion for photovoltaic application," *International Journal of Ambient Energy*, vol. 39, no. 2, pp. 117-121, 2018. doi: <https://doi.org/10.1080/01430750.2016.1269683>
- [21] M. A. Mahar, A. S. Larik, and A. Shah, "Impacts on power factor of AC voltage controllers under nonsinusoidal conditions," *Mehran University Research Journal of Engineering and Technology*, vol. 31, no. 2, pp. 297-300, 2012.
- [22] S. K. Gupta and P. Bansal, "Reduced device count asymmetrical multilevel inverter topology using different PWM techniques," in *2nd International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)*, /emphDelhi, India. IEEE, 2018, pp. 343-348.